https://github.com/York-Xu2020/verilog_study/blob/main/sub_sequence_detector.sv